. Nevertheless, recent research established the effectiveness of applying pulsed electric field to disinfect water from harmful microorganisms (such as bacteria and E. coli) [2] . Successful disinfection is achieved by lethal electroporation; a process that produces electric pores in the biological cell membrane of the harmful microorganisms when subjected to high-voltage (HV) pulses. The HV pulses are designed to create pores beyond a critical size at which the biological cell can reseal [3] . Typically, applying HV pulses of the kilo-volt magnitude range (1-100 kV) with pulse durations ranging between nanoseconds and milliseconds is sufficient for lethal electroporation [4] .
Among different pulse-waveform shapes, rectangular pulses are preferred, as they have an effective pulse plateau [4] . Generally, rectangular pulses are generated either in unipolar or bipolar shapes. Bipolar rectangular pulses are advantageous in terms of subjecting the microorganisms under treatment to reversing mechanical stress in addition to the electrical stresses [5] .
HV pulse generators (PGs) generate HV pulses. Traditionally, HV pulse generation is obtained using Marx generators, pulse forming networks, and Blumlein lines [6] . However, these PGs are bulky, inflexible, and inefficient [7] . Therefore, PGs based on semiconductor switches represent an excellent candidate for the classical generators. In solid-state Marx PGs, obtaining HV pulses usually exploits the feature of charging a number of capacitors in parallel, then connecting them in series (by means of semiconductor switches) to discharge across the load, creating the required HV pulse [8] [9] [10] . Conventional capacitor-diode voltage multipliers (CDVMs) have been utilized in [11] to generate HV pulses across the load, while in [12] , the CDVM stages are modified by adding insulated-gate bipolar transistors (IGBTs) such that all capacitors discharge across the load, and higher output voltage can be obtained.
The inherited capacitors in the modular multilevel converter (MMC) submodules (SMs) can be used for HV pulse generation. Generally, MMC-based PGs can be classified into two main categories: PGs with high voltage dc (HVDC) input and those with low-voltage (LV) dc input. In HVDCbased PGs, the utilized MMC arms are rated at the HVDC level, as a result, balancing the individual SM capacitors to a certain voltage is crucial. Also, protection against a short circuit at the HVDC level is required. In contrast, low voltage dc (LVDC)-based PGs mainly suffer from low repetition rates, and are primarily targeting rectangular pulse waveforms. They may need additional bidirectional switches in junction with the MMC-SMs. Utilizing the MMC halfbridge SM (HB-SM) shown in Fig. 1 is explored in several publications [7] , [13] [14] [15] [16] [17] .
In [13] [14] [15] [16] , generating HV pulses is proposed using HVDC input supply. A common feature of these PG topologies is sensorless operation, where voltage balance of the SM capacitors is assured without any voltage measurements. In [13] , a diode is added between the adjacent SMs, and with a proper switching of the individual SM IGBTs, voltage balancing is achieved. In [14] , the capacitor voltage balancing is achieved through applying a specific modulation strategy to insert/bypass SMs. Although these techniques generate HV bipolar pulses, they only utilize half of the HVDC input voltage, and the operation deteriorates under SM failure. In contrast, in [15] an H-bridge, based on four arms of seriesconnected HB-SMs, is adopted. The pulse generation methodology assures sensorless SM capacitor voltages; operation under SM failure; and utilization of the full HVDC input, however, it requires a large number of SMs. In [16] , with two HB-SM arms and two series-connected IGBT arms, forming an H-bridge fed from HVDC input, the SM capacitor voltages are measured and sorted continuously such that different pulsewaveform shapes can be generated. In [7] , [17] , and [18] , a specific number of HB-SMs/full-bridge SMs (according to the required peak-pulse voltage) are charged sequentially from an LVDC input then discharged in series across the load, forming unipolar/bipolar HV pulses. But the charging mechanism is achieved via a relatively high charging resistance. Thus, the capacitors' charging time is elongated, which limits the generated repetition rate and/or the number of utilized SMs. This paper proposes a bipolar HV PG fed from an LVDC input, based on the HB-SMs shown in Fig. 1 . The proposed topology consists of two arms of series-connected HB-SMs, such that one arm, Arm1, generates a positive rectangular pulse polarity and the other arm, Arm2, generates a negative rectangular pulse polarity.
The SM-capacitors in each arm are charged sequentially from an LVDC input supply via a resistive-inductive (r L) branch through a reverse blocking switch formed of an IGBT connected in series with a diode. The reverse-blocking switch has a zero-voltage switching (ZVS) at turning ON and a zerocurrent switching (ZCS) at turning OFF. The efficiency of the adopted capacitor charging technique is proven mathematically to be controlled via the voltage-drop across the SM capacitors. Moreover, the individual SM-capacitor charging time is deduced. Therefore, the proposed sequential PG (SPG) is able to generate high repetitive pulse rates with reduced energy loss and shorter charging time per SM-capacitor. Different characterizations of bipolar rectangular pulses can be generated, namely, pulses: 1) with/without combined periods of positive and negative null load voltage (NLV); 2) with different positive and negative voltage peaks; 3) with different positive and negative durations. Additionally, the required SM capacitance is small, leading to a reduced converter footprint. Although bipolar rectangular pulses are the main target of the proposed topology, it can be modified for unipolar pulse generation by utilizing only one arm of series HB-SMs of the desired polarity. Table I summarizes the key features of the proposed PG in comparison with MMC-based PGs.
The validity of the proposed SPG converter is assessed via MATLAB/Simulink simulations in addition to scaled-down experimentation. Results validate the proposed topology for water disinfection applications.
II. SPG TOPOLOGY AND OPERATING PRINCIPLE The proposed SPG topology, shown in Fig. 1 , is comprised of a combination of two series-connected HB-SM arms (Arm1 and Arm2) and two series-connected IGBT-diode switches (S1 and S2). Each HB-SM in Arm1 and Arm2 has a capacitor C SM in series with an auxiliary IGBT/diode T x , and both are paralleled to a main IGBT/diode T m . Each SM can operate in any of three switching states; bypass, insertion, and idle, as shown in Fig. 1 .
The arrangement of SMs and series IGBT-diode switches (S1 and S2) is such that the individual capacitors of the upper N series-connected SMs, Arm1, are charged to +V s through S1 from input supply V s . In contrast, the individual capacitors of the lower N series-connected SMs, Arm2, are charged through S2 from the same input supply V s but in reverse polarity. The charging of each individual capacitor, either in Arm1 or Arm2, from the input supply is made sequentially via an r L circuit, as shown in the charging equivalent circuit in Fig. 2 . Fig. 3 ). Thus, in stage II each capacitor is charged to V s sequentially. Arm1 and Arm2 are idled, while S1 and S2 are maintained OFF from stage I, then the first SM in Arm1 is inserted. Consequently, S1 is turned ON (hence, near ZVS is assured) and the charging process, for the charging time (t c ), starts. After t c , the charged SM is bypassed and the next SM is inserted for charging, etc. After the charging of the last SM capacitor, S1 is turned OFF (hence, ZCS is assured), then the SM is bypassed. During the total charging time of the N sequentially charged SMs, t pz = Nt c , the load voltage is nulled as shown in Fig. 4 (b). 3) Stage III: For a negative pulse period t n , a negative pulse of peak-N V s is formed across the load by inserting Arm2 capacitors, while bypassing Arm1 SMs, and maintaining S1 and S2 OFF as shown in Fig. 4 (c). The same approach of turning ON/OFF S1 is repeated for S2 such that ZVS and ZCS are assured at S2 turn ON and OFF, respectively. Since the positive and the negative arms of the seriesconnected HB-SMs are charged independently, generation of symmetrical, as shown in Fig. 3 , as well as asymmetrical rectangular bipolar HV pulses is possible as shown in Fig. 5 . As a result, the SPG allows flexible bipolar rectangular HV pulse generation in symmetrical and asymmetrical forms. In Fig. 5(a) , symmetrical combined NLV durations pulse is shown when the pulse cycle starts with positive polarity. The asymmetry is not only in negative (t n )/positive (t p ) pulse durations as in Fig. 5 (b) but also in negative (V n )/positive (V p ) pulse magnitudes, as shown in Fig. 5 (c) and (d) shows combining both asymmetries in a combined NLV pulse when the pulse cycle starts with negative polarity. As a result of pulse generation flexibility, if one or more of the SMs fails (then bypassed) the pulse voltage will be asymmetrical (in magnitude). In order to have the same energy content, the pulsewidth is increased as depicted in Fig. 5 
(b) and (d).
For proper SPG operation, the IGBTs in the HB-SMs should be rated at the LV input dc supply V s . Although, the IGBTs in S1 and S2 are rated at V s , during positive and negative pulse generation, a reverse voltage of (N − 1)V s is experienced across S1 and S2, respectively. Therefore a series diode to block such a voltage is necessary. Alternatively, any reverse-blocking device, such as integrated gate-commutated thyristor, can be utilized for S1 and S2 [19] , [20] .
If unipolar pulses, with a specific polarity, are preferred using the topology in Fig. 1 , the arm responsible for generating the other pulse polarity is disabled. However, it is more efficient and compact to replace the disabled HB-MMC arm with a single IGBT switch (Q) rated at V s . Fig. 6(a) and (b) shows the proposed unipolar SPG topologies for the positive and negative HV pulse generation, respectively.
Load modeling depends on the duration of the applied pulses [21] . Basically, the sample under treatment is modeled by series resistor and capacitor, and is linearly related to the resistivity of the medium and its dielectric constant, respectively. For a pulse duration comparable to the dielectric relaxation time (which is typically in nanosecond order) of the medium, the capacitive component of the impedance can be neglected [21] [22] [23] . Thus, the load can be described by resistance (R), since the targeted range of pulse durations is in microseconds and higher, which are sufficient in the water disinfection application.
III. CHARGING PROCESS ANALYSIS AND SPG SM CAPACITANCE SIZING
Consider the charging equivalent circuit in Fig. 2 , where the SM-capacitor is initially charged to V o such that V o < V s and the resultant capacitor voltage drop due to the previous voltage pulse generation is
Differentiate with respect to t and rearrange terms
To solve this second-order differential equation; two initial conditions are required. Since at recharging, the initial current is zero
Also, the capacitor voltage is reduced to V o , after discharging across the load during pulse generation, hence, at t = 0 applying KVL to find
Thus
Generally, the response of i (t) depends on the roots of (2). The relation between r , L, and C SM that determines the response type and i (t) mathematical expression are summarized in Table II . In Table II , A 1 and A 2 are constants to be calculated via the circuit initial conditions, x 1 and x 2 are the roots of the differential equation, which are expressed as
where 
A. Individual SM Capacitor Charging Efficiency
Since a critically damped response represents the margin between the other two response types, it is considered in the following analysis without loss of generality. The current i (t) can be expressed as follows, while taking the initial conditions into account
The energy dissipated in r can be expressed as E r where
The integration yields
Since α = (r/2L), (10) yields However, for a critically damped response type, C SM = (4L/r 2 ); substitution in (11) gives
The energy supplied E s by the source V s is
Integrating yields
Similarly, since α = (r/2L)
Again, for a critically damped response, C SM = (4L/r 2 ); substitution into (15) gives
The per unit (pu) charging inefficiency (η loss ) is expressed as
Thus, the pu voltage drop determines the inefficient energy (%η loss ) thus the charging energy efficiency (%η ch ), as follows:
%η ch = 100 − %η loss .
Regardless the response type (rC or under or over damped rC L), the inefficiency always dependant on the capacitor 
B. Individual SM Capacitor Charging Time
Generally, for given initial conditions, the overdamped case has the longest charging time while the underdamped case has the fastest charging time. If a fast response, without severe oscillations or ringing, is desired, the critically damped case is used. In this paper, the response of the circuit is chosen to be underdamped with near unity damping factor. This provides a fast charging time with acceptable overshoot and negligible oscillation. The underdamped current is expressed as
After charging the individual SM capacitor, the charging current is reduced to zero, hence, the actual charging time t * 
Accordingly, the software-controller assigned charging time t c for each SM capacitor must be larger than t * c (t c > t * c ) such that the charging current drops to zero, therefore, assuring ZCS of the IGBT. 
C. Individual SM Capacitor Sizing
The energy transferred to the resistive load per pulse polarity is expressed as [16] 
where E L is the per pulse-polarity load energy and t pl is the pulse-polarity duration. Accordingly, the load energy is transferred from the stored energy in the series inserted SM capacitors during pulse generation, hence
where β is the percentage remaining voltage on the SM capacitor after pulse generation. Thus, the SM capacitance is
To account for the neglected voltage drops across the semiconductor switches and parasitic resistances, a safety factor γ ≥ 1 is introduced. Accordingly, the SM capacitance used in the proposed topology is selected based on IV. SIMULATION RESULTS In order to assess the viability of the proposed SPG topology, MATLAB/Simulink simulations are used, with the specifications in Table III .
With a 10-μs pulse duration and 10-kV pulse peak, symmetrical bipolar voltage pulses are depicted in Fig. 7 . The SM capacitors in Arm1 and Arm2 are charged through the r L branch sequentially to the LVDC supply level V s = 1 kV. Fig. 7(a) shows the generated pulses across the load while Fig. 7(b) and (c) illustrates the charging and discharging sequence of the positive and negative SM capacitors, respectively. The input charging current for one cycle is shown in Fig. 7(d) , where the 20 SMs of Arm1 and Arm2 are charged sequentially in the positive and negative NLV periods, respectively. Based on the parameters in Table III , the individual SM capacitor charging current drops to zero after the charging time, t * c = 16.2 μs, as a result, in the software controller, the assigned charging time for each SM capacitor is set to t c = 20 μs.
Thus, after charging the last SM capacitor, switches S1 and S2 can be turned OFF safely at ZCS. The voltage stresses across S1 and S2 are shown in Fig. 7(e) and (f) .
Symmetrical combined NLV durations are shown with a positive pulse generated first and with a negative pulse generated first, with 10-μs pulse duration and 10-kV pulse peak in Fig. 8(a) and (b) , respectively.
In Fig. 9 , the generation of asymmetrical bipolar pulses is explored. Bipolar pulses with a positive peak of V p = 10 kV and a negative peak of V n = 5 kV with 10-μs pulse duration for each polarity are shown in Fig. 9(a) . With 10-kV voltage peak, Fig. 9(b) shows bipolar pulses of positive pulse duration t p = 15 μs and negative pulse duration t n = 5 μs. Combined NLV duration pulses of V p = 5 kV, t p = 15 μs, V n = 10 kV, and t n = 5 μs are shown in Fig. 9(c) . The combined NLV duration pulses of V n = 4 kV, t n = 15 μs, V p = 5 kV, and t p = 5 μs are shown in Fig. 9(d) .
With the parameters in Table III and the unipolar SPG topologies illustrated in Fig. 6 , unipolar pulses of peak voltage 10 kV, duration of 10 μs, and repetition rate of T s = 210 μs are generated are shown in Fig. 10 . Fig. 10(a) shows unipolar pulses of positive polarity while Fig. 10(b) shows negative polarity unipolar pulses. Table IV shows a quantitative comparison between the proposed SPG topology and the MMC-based sequential charging topologies using a charging resistor in [7] , [17] , and [18] .
The comparison is based on generating HV pulses with a pulse-peak voltage V P = 10 kV, repetition time T s = 500μs (for unipolar mode T s = 250μs), and pulse duration time t pl = 20 μs across a R = 1-k resistive load. As shown in Table IV , the capacitance in the sequential charging topologies [7] , [17] , and [18] is 60% larger than for the proposed SPG topology. But the maximum current of the sequential charging topologies in [7] , [17] , and [18] is 23.3% lower than in the proposed SPG topology.
Furthermore, in the bipolar pulse generation mode, the proposed SPG can have the same repetition time as the unipolar PG, where one of the upper and one of the lower SMs can be charged simultaneously, but at the expense of doubling the current drawn from the input supply. This feature is not possible in the PG topologies in [7] , [17] , and [18] due to their hardware structure.
V. EXPERIMENTAL RESULTS
The scaled-down SPG power circuit of Fig. 1 uses IGBT switches (STGW30NC60WD) in the HB-MMC arms, which have antiparallel diodes, while switches S1 and S2 are comprised of (Infineon IGW60T120) IGBT in series with (IXYS DSEI30-10A) ultrafast power diode.
The software algorithm was implemented in a Texas Instruments (TMS320F28335) DSP to generate the required gating signals for the SPG switches. The experimental specifications are given in Table III , and the scaled-down experimental rig is shown in Fig. 11 . Fig. 12 shows the generated symmetrical bipolar pulses with a peak-peak voltage of 1.2 kV, 20-μs pulse duration, and T s = 400-μs repetition rate. The generated voltage pulses are shown in Fig. 12(a) , while Fig. 12(b) and (c) shows the charging and discharging sequence of the positive and negative arm SM-capacitors, respectively. In order to generate a peak voltage of 600-V per pulse polarity, the individual SM capacitors are sequentially charged to the supply voltage V s = 200 V. The input charging current is shown in Fig. 12(d) with assigned SM charging time t c = 60 μs. The voltage waveforms across switches S1 and S2 (V S1 and V S2 , respectively) are depicted in Fig. 12(e) , measured as illustrated in Fig. 1 .
During pulse generation each switch opposing to the inserted SM-capacitors is subjected to a reverse voltage of V P − V s = 400 V, while the other switch is subjected to V s = 200 V. Generated asymmetrical bipolar pulses are shown in Fig. 13 . 1.2-kV peak-peak, bipolar pulses of t p = 20 μs and t n = 10 μs are shown in Fig. 13(a) . Combined NLV durations bipolar pulses of V p = 600 V, t p = 10 μs, V n = 200 V, and t n = 20 μs are shown in Fig. 13(b) . Pulse duration of 20 μs combined NLV durations bipolar pulses of V p = 100 V and V n = 400 V are shown in Fig. 13(c) . Unipolar pulses are generated by enabling the desired pulsepolarity arm only, as shown in Fig. 14 . Positive unipolar pulses are shown in Fig. 14(a) with a peak voltage of 600 V, pulse duration of 10 μs, and repetition rate of T s = 190 μs. Fig. 14(b) shows negative unipolar pulses with peak voltage of 600 V, pulse duration of 20 μs, and a repetition rate of T s = 200 μs.
VI. CONCLUSION
Complying with the emerging requirements of HV PGs such as redundancy, modularity, flexibility, and scalability; this paper presented a new PG topology. The proposed PG topology is fed from an LVDC supply and the circuit configuration comprises two arms of series-connected HB-SMs MMC (Arm1 and Arm2) in addition to two reverse-blocking switches S1 and S2, forming an H-bridge. HV pulse generation is possible by sequentially charging the SM capacitors during the generated pulse NLV durations through a resistive-inductive branch and reverse-blocking switches (which turn ON/OFF at ZVS/ZCS conditions). The proposed SPG topology is able to generate HV bipolar rectangular pulses with flexible properties in magnitude and duration for both pulse polarities. The SPG mainly targets bipolar pulses, which have the merit of subjecting the sample under treatment to mechanical stresses and electrical stresses. Unipolar pulse generation is possible by deactivating the undesired pulse polarity arm. The capacitance size of the individual MMC-SMs is established to be small, in comparison to that a HB-MMC used in HVDC transmission applications; hence, the proposed converter has a smaller footprint. The efficiency of charging was proven mathematically to be controlled by the voltage-drop across the SM capacitors, due to conducting the pulse. The explored features of the proposed SPG topology via simulations and scaled-down experimentation, confirm the viability of the SPG for disinfection process in water treatment applications. The main contribution of the proposed SPG can be summarized as follows.
1) It employs an LVDC input supply.
2) It has the ability of generating unipolar/bipolar rectangular pulses with controllable voltage peak and duration.
3) The number of sequentially charged SMs is a function of the required boosting ratio. 4) It does not require voltage sensors. The SM capacitors are charged from the LVDC supply via a resistive-inductive branch, which allows a controlled underdamped current to flow, and charges the capacitors swiftly, hence, higher repetitive rates are possible with controlled charging current peak.
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